Abstract-Using the dynamic transconductance frequency dispersion technique, we characterize unstressed and hot-electron stressed short-channel AlGaN/GaN high-electron-mobility transistors. The results reported in this letter demonstrate that the stress-induced degradation in dc and pulsed characteristics is unlikely to be ascribable to sizable trap generation at the AlGaN/GaN interface.
I. INTRODUCTION
A lGaN/GaN high-electron-mobility transistors (HEMTs) are among the most promising candidates for future highpower switching and microwave systems. However, the longterm reliability of such devices is still under investigation. In particular, the physical location and activation energy of hotelectron-induced traps are still being debated [1] , [2] . Impact ionization and the resulting defects in AlGaN/GaN HEMTs have been observed by different groups using optical and electrooptical techniques but providing different interpretations and models [2] - [4] . Conductance techniques are often used to electrically evaluate trap characteristics in large-area MOS capacitors [5] - [7] ; however, in HEMTs, these become inaccurate in the case of short-channel devices due to the weak capacitance signal offered by the small gate area. The use of transconductance g m frequency dispersion to characterize traps has been proposed in several papers for both GaN and GaAs MESFETs [8] , [9] . However, all the previous analyses focused on the real part of the measured g m , not exploiting its imaginary part. In fact, it has been theoretically demonstrated that the imaginary part of the inverse of g m is conveniently related to the equivalent parallel trap admittance and experimentally evaluated on silicon-on-insulator MOSFETs [10] , [11] . As a consequence, any trap dynamic loss is reflected in the drain current via the device g m without any need to measure the transistor capacitance. To date, this approach has not been taken advantage of for reliability studies of AlGaN/GaN HEMTs. In particular, the presence of channel hot-carrier (CHC)-induced traps can be assessed at or near the heterojunction interface, which is often proposed as the location degraded by hot electrons [2] , [12] . For the devices and stress conditions reported in this letter, we demonstrate that hot-carrier stress does not result in a sizable density of traps at the heterointerface despite producing significant device degradation.
II. EXPERIMENTAL SETUP AND DEVICES
AlGaN/GaN HEMTs grown by metal-organic vapor phase epitaxy on a SiC substrate and fabricated into silicon nitride passivated devices with a 4-μm source-drain gap, T-gates of 0.25-μm length, and 26-nm AlGaN layer thickness were studied. Iron was incorporated into GaN during growth with a residual density of 10 17 cm −3 in the channel region. The frequency response was evaluated with a Solartron 1255A frequency response analyzer in the range between 1 Hz and 100 kHz. The measurement system used in this letter is sketched in the inset in Fig. 3(a) . The HEMT is biased in the subthreshold region in order to minimize shorting effects of the inversionlayer capacitance, and the gate voltage is modulated with a low ac signal (10 mV). The device is operated in the ohmic regime with a drain bias of 50 mV and the source current measured with a wideband low-noise current-to-voltage (I-V ) converter. The frequency dispersion was measured over the temperature range from 20
• C to 80 • C. Devices were CHC stressed at V gs = −2 V and V ds = 20 V in the semi-ON condition, which has been reported to maximize hot-electron damage [2] . Electrical dc characterization and stress were performed with an Agilent 4156A parameter analyzer. Pulsed current-voltage characteristics have been measured with a dynamic I-V analyzer [13] . Fig. 1 shows the dc I d -V gs characteristic and the transconductance before and after CHC stress. After stress, the maximum drain current (V gs = 0 V) decreased by about 30% and the transconductance peak by 20%, with about +100-mV pinchoff voltage shift. Fig. 2 reports the dc and pulsed I d -V ds characteristics before and after CHC stress. Following stress, there was no obvious change in the pinchoff voltage under pulse conditions, but the transient increase in R on was up to 40%, and there was a corresponding transient reduction in the saturation current. This suggests that the location of these stress-induced traps was not under the gate but close to the drain either on the surface or in the AlGaN buffer.
III. RESULTS AND DISCUSSION
0741-3106/$31.00 © 2012 IEEE In order to characterize whether interface traps, i.e., traps that can communicate with the GaN on timescales between seconds and microseconds, are generated by CHC, dynamic transconductance dispersion measurements were performed. Fig. 3(a) shows the g m phase shift versus the frequency measured at different temperatures in an unstressed device around the same value of g m ∼ 4 × 10 −5 S to enable easy comparison. There is a distinct peak in the phase shift; a corresponding small increase in g m with frequency was observed, which reflects the same physical mechanism but is much less clearly apparent. This demonstrates the effectiveness of measuring the dispersion in phase rather than g m . In fact, the trap conductance G p /ω, assuming a constant mobility, is related to the phase shift through the imaginary part of the inverse of g m through the equation
, where q is the electronic charge, C barrier is the AlGaN barrier capacitance, I d is the drain current, k is the Boltzmann's constant, and T is the temperature (in kelvins). Using the data shown in Fig. 3(a) , the trap conductance G p /ω was determined and is illustrated in Fig. 3(b) as a function of frequency for the different temperatures for an unstressed device. This temperaturedependent phase-shift peak indicates the presence of slow traps in or close to the AlGaN/GaN channel in agreement with [14] . However, the peak frequency did not vary with the dc gate bias at any temperature, and this necessarily means that these are not located close to the channel interface itself. This observation arises because the characteristic trap time τ for interface states is inversely proportional to the density n s of electrons in the channel through the relation τ = 1/v th σ t n s , where v th is the thermal velocity, and σ t is the trap capture cross section. Consequently, any change in the dc gate voltage results in a change in n s and, hence, would change the peak frequency.
The data reported in Fig. 3(b) were fitted using the model
}, representing the conductance G p /ω for a continuum of trap energy levels and for a given areal density D t and characteristic time constant τ [5] . The areal density of traps extracted from the unstressed G p /ω peak in Fig. 3(b) was ∼7 × 10 11 cm −2 · eV −1 . Moreover, from the shift of the G p /ω peak with temperature, we determined an activation energy of 0.7 eV, as reported in the inset in Fig. 3(b) .
Concerning the impact of hot-carrier stress on trap generation, the conductance extracted before and after CHC stress is reported in Fig. 4(a) , showing little change with stress. The trap areal density as a function of the drain current was determined, as shown in Fig. 4(b) , indicating perhaps a slight increase after stress up to ∼1 × 10 12 cm −2 · eV −1 . As before, no dc-biasdependent conductance was observed.
In contrast to interface traps, bulk traps, with defects distributed either within the AlGaN barrier or in the GaN buffer, would not show distinct bias dependence as observed in our measurements [see the inset in Fig. 4(a) ]. Assuming that these are GaN bulk traps 0.7 eV below the conduction band gives a cross section of 8 × 10 −13 cm 2 . This is reasonably consistent with published energy levels for Fe in GaN, but the cross section is much larger [15] .
The dynamic g m measurement does not show any indication of interface traps either before or after stress. We can conceive of three possibilities as to why we cannot see any such defects. First, the defects may have a cross section such that they cannot respond in the accessible measurement time window. We estimate that we would have easily observed any interface traps with a density > 10 10 cm −2 · eV −1 and a cross section between 10 −19 and 10 −15 cm 2 not hidden by the bulk trap response. This spans the range for such defects shown in other systems. Second, the interface traps may not form a continuum in energy but exist at a discrete energy level outside the range of the surface Fermi level accessed in this study of about 0.1-0.4 eV below the conduction band. Third, any stress-induced traps are created either far from the channel interface or in the ungated drain-gate access region well away from the gate corner, so that their occupancy cannot be modulated during measurements. All of these are possible, but it strongly constrains the location and properties of such AlGaN/GaN interface states. The CHC performance degradation reported in this letter is similar in degree to that reported by other authors [2] , [16] . CHC has been previously suggested to result in interface trap formation, but based on the results reported here, it is unlikely to be creating interface traps under the gate or in the vicinity of the gate corner. Based on this evidence and on the results in Fig. 1 , we believe the traps are most likely to be located at the AlGaN surface or sufficiently far from the channel interface in order not to communicate with it.
In conclusion, electronic traps in AlGaN/GaN HEMTs have been measured by means of the dynamic transconductance frequency dispersion technique. This approach allows information to be gained on traps under quasi-equilibrium conditions in short-channel devices. The studied devices showed the signature of bulk trapping with an activation energy of 0.7 eV consistent with the energy level for Fe impurity in GaN. For the conditions reported in this letter, we found no evidence of interface traps either before or after CHC stress, whereas pulse measurements suggested that the damage is more likely to occur far away from the AlGaN/GaN channel interface.
